(LCD Driver with 40-Channel Outputs)

HITACHI

Description

The HD44100R has two sets of 20-bit bidirectional shift registers, 20 data latch flipflops and 20 liquid crystal display driver circuits. It receives serial display data from a display control LSI, converts it into parallel data and supplies liquid crystal display waveforms to the liquid crystal.

The HD44100R is a highly general liquid crystal display driver which can drive a static drive liquid crystal and a dynamic drive liquid crystal, and can be applied as a common driver or segment driver.

Features

- Liquid crystal display driver with serial/parallel conversion function
- Serial transfer facilitates board design


- Capable of interfacing to liquid crystal display controllers: HD43160AH, LCTC (HD61830/ 61830B), LCD-II (HD44780S, HD44780U), LCD-IIA (HD66780), LCD-II/E (HD66702), LCD-III (HD44790), HD66710
- 40 internal liquid crystal display drivers
- Internal serial/parallel conversion circuits
 - 20-bit shift register \times 2
 - 20-bit data latch \times 2
- Display bias: Static to 1/5
- Power supply
 - Internal logic: $V_{CC} = 2.7$ to 5.5 V
 - Liquid crystal display driver circuit: $V_{CC} V_{EE} = 3 \text{ to } 13 \text{ V}$
- Separation of internal logic from liquid crystal display driver circuit increases applicable controllers and liquid crystal types
- CMOS process
- 60 pin flat plastic package (FP-60A: short lead)

Ordering Information


Туре No.	V _{CC} (V)	$V_{CC} - V_{EE}$ (V)	Package
HD44100RFS	2.7 to 5.5	3 to 13	60-pin plastic QFP (FP-60A)
HCD44100R	2.7 to 5.5	3 to 13	Chip



Pin Arrangement



Block Diagram



Terminal Function

Table 1 Functional Description of Terminals

Signal Name	Number of Lines	Input/ Output	Connected to	Function					
V _{CC}	1		Power supply	Power supply for logical circuit					
GND	1		Power supply	0 V					
V _{EE}	1		Power supply	Power sup	ply for liquid c	rystal display drive			
Y_1 to Y_{20}	20	Output	Liquid crystal	Liquid crys	stal drive outpu	ut (channel 1)			
$\overline{Y_{21}}$ to Y_{40}	20	Output	Liquid crystal	Liquid crys	stal driver outp	out (channel 2)			
V ₁ , V ₂	2	Input	Power supply	Power supply for liquid crystal display drive (sele level)					
V ₃ , V ₄	2	Input	Power supply	Power supply for liquid crystal display drive (non-select level for channel 1)					
V ₅ , V ₆	2	Input	Power supply	Power supply for liquid crystal display drive (non-select level for channel 2)					
SHL1	1	Input	V_{CC} or GND	Selection of the shift direction of channel 1 register					
				SHL1	DL1	DR1			
				V _{CC}	Out	In			
				GND	In	Out			
SHL2	1	Input	V _{CC} or GND	Selection or register	of the shift dire	ection of channel 2 shift			
				SHL2	DL2	DR2			
				V _{CC}	Out	In			
				GND	In	Out			
DL1, DR1	2	Input/ output	Controller or HD44100R	Data input/output of channel 1 shift register					
DL2, DR2	2	Input/ output	Controller or HD44100R	Data input/output of channel 2 shift register					
M	1	Input	Controller	Alternated	signal for liqu	id crystal driver output			
CL1	1	Input	Controller	Latch signal for channel 1 (\checkmark) ^{*1} Used for channel 2 when FCS is GND					
CL2	1	Input	Controller	•	l for channel 1 hannel 2 wher	l (

HITACHI

Signal Name	Number of Lines	Input/ Output	Connected to	Functi	on			
FCS	1	Input	V _{CC} or GND	Mode select signal of channel 2. FCS signa exchanges the latch signal and the shift sign channel 2 and inverts M for channel 2. Thus signal exchanges the function of channel 2.				
					Char	nnel 2		
				FCS Level	Latch Signal	Shift Signal	M Polarity	Function
				V _{CC}	CL2 🛓	CL1 🛓	M	For common drive
				GND	CL1 🚽	CL2 🛓	М	For segment drive
					*1	*1		*2
NC	1			Don't c	connect any	wires to thi	s terminal.	

 Table 1
 Functional Description of Terminals (cont)

Notes: 1. f and $\overline{}$ indicate the latches at rise and fall times, respectively.

2. The output level relationship between channel 1 and channel 2 based on the FCS signal level is as follows:

			Output Level					
FCS	Data	М	Channel 1 (Y ₁ to Y ₂₀)	Channel 2 (Y ₂₁ to Y ₄₀)				
V _{CC} (1)	1 (select)	1	V ₁	V ₂				
		0	V ₂	V ₁				
	0 (non-select)	1	V ₃	V ₆				
		0	V ₄	V ₅				
GND (0)	1 (select)	1	V ₁	V ₁				
		0	V ₂	V ₂				
	0 (non-select)	1	V ₃	V ₅				
		0	V ₄	V ₆				

Note: 1 and 0 indicate high and low levels, respectively.

Applications

Segment Driver

When the HD44100R is used as a segment driver, FCS is set to GND to transfer display data with the timing shown in figure 1. In this case, both channel

1 and channel 2 shift data at the fall of CL2 and latch it at the fall of CL1. V_3 and V_5 , V_4 and V_6 of the liquid crystal display driver power supply are short-circuited, respectively.




Figure 1 Segment Data Waveforms (A Type Waveforms, 1/8 Duty Cycle)

Common Driver

In this case, channel 1 is used as a segment driver and channel 2 as common driver.

When channel 2 of HD44100R is used as common

driver, FCS is set to V_{CC} to transfer display data with the timing shown in figure 2.

In this case, channel 2 shifts data at the rise of CL1 and latches it at the rise of CL2. Channel 1 shifts and latches as shown in figure 1.




Figure 2 Common Data Waveforms (A Type Waveforms of Channel 2, 1/8 Duty Cycle)

Both Channel 1 and Channel 2 Used as Common Drivers (FCS = GND)

When both of channel 1 and channel 2 of HD44100R are used common drivers, FCS is set to GND and the signals (CL1, CL2, FLM) from the controller are connected as shown in figure 3.

In this case, connection of the liquid crystal display driver power supply is different from that of segment driver, so refer to figure 3.

- V_1, V_2 : Select level of segment and common
- V₃, V₄: Non-select level of segment
- V₅, V₆: Non-select level of common

Static Drive

When the HD44100R is used in the static drive method (figure 4), data is transferred at the fall of

CL2 and latched at the fall of CL1. The frequency of CL1 becomes the frame frequency of the liquid crystal display driver. The signal applied terminal M must have twice the frequency of CL1 and be synchronised at the fall of CL1. The power supply for liquid crystal display driver is used by shortcircuiting V₁, V₄ and V₆, and V₂, V₃, and V₅ respectively.

One of the liquid crystal display driver output terminals can be used for a common output. In this case, FCS is set to GND and data is transferred so that 0 can be always latched in the latch corresponding to the liquid crystal display driver output terminal used as the common output. If the latch signal corresponding to the segment output is 1, the segments of LCD light. They also light for common side = 1, and segment side 0.




Figure 3 Connection When Both Channels Are Common Drivers





Figure 4 Static Drive Connection

Timing Chart of Input Waveforms



- CL1. Therefore, when the alternating signal M and CL1 do not fall synchronously, DC elements are produced on the LCD drive waveforms. These DC elements may shorten the life span of the LCD, if the displayed data frequently changes (e.g. display of hours, minutes, and seconds of a clock). To avoid this, have CL1 fall synchronously with the one edge of M.
- In this example, the CMOS inverter is used as a COM signal driver in consideration of the large display area. (The load capacitance on COM is large because it is common to all the displayed segments.) Usually, one of the HD44100R outputs can be used as a COM signal. The displayed data corresponding to the terminal should be 0 in that case.

Absolute Maximum Ratings

Item		Symbol	Value	Unit
Supply voltage	Logic	V _{CC} *1	–0.3 to +7.0	V
	LCD drivers	V _{EE} ^{*2}	V_{CC} – 15.0 to V_{CC} + 0.3	V
Input voltage		V _{T1} *1	–0.3 to V _{CC} + 0.3	V
Input voltage		V _{T2} *3	V_{CC} + 0.3 to V_{EE} – 0.3	V
Operating temper	ature	T _{opr}	-20 to +75	°C
Storage temperat	ure	T _{stg}	–55 to +125	°C

Notes: 1. All voltage values are referred to GND.

2. Connect a protection resistor of 220 Ω ± 5% to V_EE power supply in series.

3. Applies to V_1 to V_6 .

Electrical Characteristics (V_{CC} = 2.7 to 5.5 V, V_{CC} – V_{EE} = 3 to 13 V, GND = 0 V, Ta = -20 to $+75^{\circ}$ C)

ltem	Symbol	Applicable Terminals	Min	Тур	Max	Unit	Test Condition
Input voltage	V _{IH}	CL1, CL2,	0.7 V _{CC}	_	V _{CC}	V	V_{CC} = 4.5 to 5.5 V
		DL1, DL2, DR1, DR2,	0.8 V _{CC}	—	V _{CC}	V	V_{CC} = 2.7 to 4.5 V
	V _{IL}	M, SHL1,	0	—	0.3 V _{CC}	V	V_{CC} = 4.5 to 5.5 V
		SHL2, FCS	0		0.2 V _{CC}	V	V_{CC} = 2.7 to 4.5 V
Output voltage	V _{OH}	DL1, DL2,	$V_{CC} - 0.4$	—	—	V	$I_{OH} = -0.4 \text{ mA}$
	V _{OL}	DR1, DR2	_	_	0.4	V	I _{OL} = +0.4 mA
On resistance	R _{ON}	*1	—	—	20	kΩ	±l _d = 0.05 mA, V _{CC} – V _{EE} = 4 V
Input leakage current	I _{IL}	CL1, CL2, DL1, DL2, DR1, DR2, M, SHL1, SHL2, FCS, NC	-5.0		5.0	μA	V _{in} = 0 to V _{CC}
Vi leakage current	I _{VL}	*2	-10.0	—	10.0	μA	$V_{in} = V_{CC}$ to V_{EE}
Power supply	I _{CC}	*3		_	1.0	mA	f _{CL2} = 400 kHz
current	I _{EE}		_		10	μA	f _{CL1} = 1 kHz

Notes: 1. Applies to the resistance between V_i and Y_j when a current $\pm I_d = 0.05$ mA flows through all of the Y pins.

2. Output Y1 to Y40 open.

 Input/output current is excluded; when input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply. To avoid this, input level must be fixed at high or low.

Timing Characteristics ($V_{CC} = 2.7$ to 5.5 V, $V_{CC} - V_{EE} = 3$ to 13 V, GND = 0 V, Ta = -20 to +75°C)

Item		Symbol	Applicable Terminals	Min	Тур	Мах	Unit	Test Condition
Data sh frequen		f _{CL}	CL2	—	—	400	kHz	
Clock	High level	t _{CWH}	CL1, CL2	800	—	_	ns	
width	Low level	t _{CWL}	CL2	800	—		ns	
Data set-up time		t _{SU}	DL1, DL2, DR1, DR2, FLM	300	_	_	ns	
Clock s	et-up time	t _{SL}	CL1, CL2	500	—	_	ns	(CL2 \rightarrow CL1)
Clock s	et-up time	t _{LS}	CL1, CL2	500	_	_	ns	(CL1 \rightarrow CL2)
Data delay time		t _{pd}	DL1, DL2, DR1, DR2	—	—	500	ns	C _L = 15 pF
Clock rise/fall time		t _{ct}	CL1, CL2	—	—	200	ns	
Data hold time		t _{DH}	DL1, DL2, DR1, DR2, FLM	300	—	_	ns	




Figure 5 Timing Waveform

HITACHI