## HD44100R

## (LCD Driver with 40-Channel Outputs)

## HITACHI

## Description

The HD44100R has two sets of 20-bit bidirectional shift registers, 20 data latch flipflops and 20 liquid crystal display driver circuits. It receives serial display data from a display control LSI, converts it into parallel data and supplies liquid crystal display waveforms to the liquid crystal.

The HD44100R is a highly general liquid crystal display driver which can drive a static drive liquid crystal and a dynamic drive liquid crystal, and can be applied as a common driver or segment driver.

## Features

- Liquid crystal display driver with serial/parallel conversion function
- Serial transfer facilitates board design
- Capable of interfacing to liquid crystal display controllers: HD43160AH, LCTC (HD61830/ 61830B), LCD-II (HD44780S, HD44780U), LCD-IIA (HD66780), LCD-II/E (HD66702), LCD-III (HD44790), HD66710
- 40 internal liquid crystal display drivers
- Internal serial/parallel conversion circuits
- 20-bit shift register $\times 2$
- 20-bit data latch $\times 2$
- Display bias: Static to $1 / 5$
- Power supply
- Internal logic: $\mathrm{V}_{\mathrm{CC}}=2.7$ to 5.5 V
- Liquid crystal display driver circuit: $\mathrm{V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=3$ to 13 V
- Separation of internal logic from liquid crystal display driver circuit increases applicable controllers and liquid crystal types
- CMOS process
- 60 pin flat plastic package (FP-60A: short lead)

Ordering Information

| Type No. | $\mathbf{V}_{\mathbf{C C}}(\mathbf{V})$ | $\mathbf{V}_{\mathbf{C C}}-\mathbf{V}_{\text {EE }}(\mathbf{V})$ | Package |
| :--- | :--- | :--- | :--- |
| HD44100RFS | 2.7 to 5.5 | 3 to 13 | 60-pin plastic QFP (FP-60A) |
| HCD44100R | 2.7 to 5.5 | 3 to 13 | Chip |

## HD44100R

Pin Arrangement

(Top view)

## Block Diagram



## Terminal Function

Table 1 Functional Description of Terminals

| Signal <br> Name | Number of Lines | Input/ Output | Connected to | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | 1 |  | Power supply | Power supply for logical circuit |
| GND | 1 |  | Power supply | 0 V |
| $V_{\text {EE }}$ | 1 |  | Power supply | Power supply for liquid crystal display drive |
| $Y_{1}$ to $Y_{20}$ | 20 | Output | Liquid crystal | Liquid crystal drive output (channel 1) |
| $\mathrm{Y}_{21}$ to $\mathrm{Y}_{40}$ | 20 | Output | Liquid crystal | Liquid crystal driver output (channel 2) |
| $\mathrm{V}_{1}, \mathrm{~V}_{2}$ | 2 | Input | Power supply | Power supply for liquid crystal display drive (select level) |
| $V_{3}, V_{4}$ | 2 | Input | Power supply | Power supply for liquid crystal display drive (non-select level for channel 1) |
| $V_{5}, V_{6}$ | 2 | Input | Power supply | Power supply for liquid crystal display drive (non-select level for channel 2) |
| SHL1 | 1 | Input | $\mathrm{V}_{\mathrm{CC}}$ or GND | Selection of the shift direction of channel 1 shift register |
|  |  |  |  | SHL1 DL1 ${ }^{\text {d }}$ ( ${ }^{\text {d }}$ |
|  |  |  |  | $\mathrm{V}_{\text {CC }}$ Out In |
|  |  |  |  | GND In Out |
| SHL2 | 1 | Input | $\mathrm{V}_{\mathrm{CC}}$ or GND | Selection of the shift direction of channel 2 shift register |
|  |  |  |  | SHL2 DL2 ${ }^{\text {d }}$ ( |
|  |  |  |  | $\mathrm{V}_{\text {CC }}$ Out In |
|  |  |  |  | GND In Out |
| DL1, DR1 | 2 | Input/ output | Controller or HD44100R | Data input/output of channel 1 shift register |
| DL2, DR2 | 2 | Input/ output | Controller or HD44100R | Data input/output of channel 2 shift register |
| M | 1 | Input | Controller | Alternated signal for liquid crystal driver output |
| CL1 | 1 | Input | Controller | Latch signal for channel 1 ( $\downarrow$ )*1 Used for channel 2 when FCS is GND |
| CL2 | 1 | Input | Controller | Shift signal for channel 1 ( マ ) *1 <br> Used for channel 2 when FCS is GND |

Table 1 Functional Description of Terminals (cont)

| Signal <br> Name | Number <br> of Lines | Input/ <br> Output | Connected to | Function |
| :--- | :--- | :--- | :--- | :--- |
| FCS | 1 | Input | $\mathrm{V}_{\text {CC }}$ or GND | Mode select signal of channel 2. FCS signal <br> exchanges the latch signal and the shift signal of <br> channel 2 and inverts $M$ for channel 2. Thus, this <br> signal exchanges the function of channel 2. |



| NC | 1 | Don't connect any wires to this terminal. |
| :--- | :--- | :--- |

Notes: 1. $\sqrt{ }$ and $\downarrow$ indicate the latches at rise and fall times, respectively.
2. The output level relationship between channel 1 and channel 2 based on the FCS signal level is as follows:

|  |  | Output Level |  |  |
| :--- | :--- | :--- | :--- | :--- |
| FCS | Data | $\mathbf{M}$ | Channel 1 ( $\mathbf{Y}_{\mathbf{1}}$ to $\left.\mathbf{Y}_{\mathbf{2 0}}\right)$ | Channel 2 $\left(\mathbf{Y}_{\mathbf{2 1}}\right.$ to $\left.\mathbf{Y}_{40}\right)$ |
| $\mathrm{V}_{\text {CC }}(1)$ | 1 (select) | 1 | $\mathrm{~V}_{1}$ | $\mathrm{~V}_{2}$ |
|  |  | 0 (non-select) | 1 | $\mathrm{~V}_{2}$ |
|  |  | $\mathrm{~V}_{3}$ | $\mathrm{~V}_{1}$ |  |
| GND (0) | 1 (select) | 1 | $\mathrm{~V}_{4}$ | $\mathrm{~V}_{6}$ |
|  |  | 0 | $\mathrm{~V}_{1}$ | $\mathrm{~V}_{5}$ |
|  | 0 (non-select) | 1 | $\mathrm{~V}_{2}$ | $\mathrm{~V}_{1}$ |

Note: 1 and 0 indicate high and low levels, respectively.

## HD44100R

## Applications

## Segment Driver

When the HD44100R is used as a segment driver, FCS is set to GND to transfer display data with the timing shown in figure 1. In this case, both channel

1 and channel 2 shift data at the fall of CL2 and latch it at the fall of CL1. $\mathrm{V}_{3}$ and $\mathrm{V}_{5}, \mathrm{~V}_{4}$ and $\mathrm{V}_{6}$ of the liquid crystal display driver power supply are short-circuited, respectively.


Figure 1 Segment Data Waveforms (A Type Waveforms, 1/8 Duty Cycle)

## Common Driver

In this case, channel 1 is used as a segment driver and channel 2 as common driver.

When channel 2 of HD44100R is used as common
driver, FCS is set to $\mathrm{V}_{\mathrm{CC}}$ to transfer display data with the timing shown in figure 2 .

In this case, channel 2 shifts data at the rise of CL1 and latches it at the rise of CL2. Channel 1 shifts and latches as shown in figure 1 .


Figure 2 Common Data Waveforms (A Type Waveforms of Channel 2, 1/8 Duty Cycle)

## Both Channel 1 and Channel 2 Used as Common Drivers (FCS = GND)

When both of channel 1 and channel 2 of HD44100R are used common drivers, FCS is set to GND and the signals (CL1, CL2, FLM) from the controller are connected as shown in figure 3.

In this case, connection of the liquid crystal display driver power supply is different from that of segment driver, so refer to figure 3.

- $\mathrm{V}_{1}, \mathrm{~V}_{2}$ : Select level of segment and common
- $\mathrm{V}_{3}, \mathrm{~V}_{4}$ : Non-select level of segment
- $\mathrm{V}_{5}, \mathrm{~V}_{6}$ : Non-select level of common


## Static Drive

When the HD44100R is used in the static drive method (figure 4), data is transferred at the fall of

CL2 and latched at the fall of CL1. The frequency of CL1 becomes the frame frequency of the liquid crystal display driver. The signal applied terminal M must have twice the frequency of CL1 and be synchronised at the fall of CL1. The power supply for liquid crystal display driver is used by shortcircuiting $\mathrm{V}_{1}, \mathrm{~V}_{4}$ and $\mathrm{V}_{6}$, and $\mathrm{V}_{2}, \mathrm{~V}_{3}$, and $\mathrm{V}_{5}$ respectively.

One of the liquid crystal display driver output terminals can be used for a common output. In this case, FCS is set to GND and data is transferred so that 0 can be always latched in the latch corresponding to the liquid crystal display driver output terminal used as the common output. If the latch signal corresponding to the segment output is 1 , the segments of LCD light. They also light for common side $=1$, and segment side 0 .


Figure 3 Connection When Both Channels Are Common Drivers


Figure 4 Static Drive Connection

## Timing Chart of Input Waveforms


$\mathrm{CL}_{1}$


Notes: 1. Input square waves of $50 \%$ duty cycle (about 30 to 500 Hz ) to M. The frequency depends on the specifications of LCD panels.
2. The drive waveforms corresponding to the new displayed data are output at the fall of CL1. Therefore, when the alternating signal M and CL1 do not fall synchronously, DC elements are produced on the LCD drive waveforms. These DC elements may shorten the life span of the LCD, if the displayed data frequently changes (e.g. display of hours, minutes, and seconds of a clock). To avoid this, have CL1 fall synchronously with the one edge of $M$.
3. In this example, the CMOS inverter is used as a COM signal driver in consideration of the large display area. (The load capacitance on COM is large because it is common to all the displayed segments.)
Usually, one of the HD44100R outputs can be used as a COM signal. The displayed data corresponding to the terminal should be 0 in that case.

## Absolute Maximum Ratings

| Item | Symbol | Value | Unit |  |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage | Logic | $\mathrm{V}_{\mathrm{CC}}{ }^{* 1}$ | -0.3 to +7.0 | V |
|  | LCD drivers | $\mathrm{V}_{\mathrm{EE}}{ }^{* 2}$ | $\mathrm{~V}_{\mathrm{CC}}-15.0$ to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Input voltage |  | $\mathrm{V}_{\mathrm{T} 1}{ }^{* 1}$ | -0.3 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Input voltage | $\mathrm{V}_{\mathrm{T} 2}{ }^{* 3}$ | $\mathrm{~V}_{\mathrm{CC}}+0.3$ to $\mathrm{V}_{\mathrm{EE}}-0.3$ | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{opr}}$ | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |  |

Notes: 1. All voltage values are referred to GND.
2. Connect a protection resistor of $220 \Omega \pm 5 \%$ to $\mathrm{V}_{\mathrm{EE}}$ power supply in series.
3. Applies to $\mathrm{V}_{1}$ to $\mathrm{V}_{6}$.

## HD44100R

Electrical Characteristics ( $\mathrm{V}_{\mathrm{CC}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=3$ to 13 V , $\mathrm{GND}=0 \mathrm{~V}$,
$\mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$ )

| Item | Symbol | Applicable Terminals | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input voltage | $\mathrm{V}_{\mathrm{IH}}$ | CL1, CL2, <br> DL1, DL2, <br> DR1, DR2, <br> M, SHL1, <br> SHL2, FCS | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{C C}$ | V | $\mathrm{V}_{C C}=4.5$ to 5.5 V |
|  |  |  | 0.8 V CC | - | $\mathrm{V}_{\text {CC }}$ | V | $\mathrm{V}_{C C}=2.7$ to 4.5 V |
|  | $\mathrm{V}_{\text {IL }}$ |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V | $\mathrm{V}_{C C}=4.5$ to 5.5 V |
|  |  |  | 0 | - | $0.2 \mathrm{~V}_{\mathrm{CC}}$ | V | $\mathrm{V}_{C C}=2.7$ to 4.5 V |
| Output voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \text { DL1, DL2, } \\ & \text { DR1, DR2 } \end{aligned}$ | $\underline{V_{C C}-0.4}$ | - | - | V | $\mathrm{l}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ |
|  | $\mathrm{V}_{\mathrm{OL}}$ |  | - | - | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=+0.4 \mathrm{~mA}$ |
| On resistance | $\mathrm{R}_{\text {ON }}$ | *1 | - | - | 20 | $\mathrm{k} \Omega$ | $\begin{aligned} & \pm \mathrm{I}_{\mathrm{d}}=0.05 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=4 \mathrm{~V} \end{aligned}$ |
| Input leakage current | $I_{\text {IL }}$ | CL1, CL2, <br> DL1, DL2, <br> DR1, DR2, <br> M, SHL1, <br> SHL2, FCS, <br> NC | -5.0 | - | 5.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=0$ to $\mathrm{V}_{\mathrm{CC}}$ |
| Vi leakage current | $\mathrm{IVL}^{\text {L }}$ | *2 | -10.0 | - | 10.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{EE}}$ |
| Power supply current | $\mathrm{I}_{\mathrm{CC}}$ | *3 | - | - | 1.0 | mA | $\mathrm{f}_{\mathrm{CL2} 2}=400 \mathrm{kHz}$ |
|  | $\mathrm{I}_{\text {EE }}$ |  | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{f}_{\mathrm{CL} 1}=1 \mathrm{kHz}$ |

Notes: 1. Applies to the resistance between $V_{i}$ and $Y_{j}$ when a current $\pm I_{d}=0.05 \mathrm{~mA}$ flows through all of the Y pins.
2. Output Y1 to Y40 open.
3. Input/output current is excluded; when input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply. To avoid this, input level must be fixed at high or low.

Timing Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=2.7\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}-\mathrm{V}_{\mathrm{EE}}=3$ to 13 V , $\mathrm{GND}=0 \mathrm{~V}$, $\mathrm{Ta}=-20$ to $+75^{\circ} \mathrm{C}$ )

| Item | Symbol | Applicable Terminals | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data shift frequency | $\mathrm{f}_{\mathrm{CL}}$ | CL2 | - | - | 400 | kHz |  |
| Clock High level | $\mathrm{t}_{\text {CWH }}$ | CL1, CL2 | 800 | - | - | ns |  |
| width Low level | $\mathrm{t}_{\text {CWL }}$ | CL2 | 800 | - | - | ns |  |
| Data set-up time | $t_{S U}$ | DL1, DL2, DR1, DR2, FLM | 300 | - | - | ns |  |
| Clock set-up time | $\mathrm{t}_{\text {SL }}$ | CL1, CL2 | 500 | - | - | ns | (CL2 $\rightarrow$ CL1) |
| Clock set-up time | $\mathrm{t}_{\text {LS }}$ | CL1, CL2 | 500 | - | - | ns | (CL1 $\rightarrow$ CL2) |
| Data delay time | $\mathrm{t}_{\mathrm{pd}}$ | DL1, DL2, DR1, DR2 | - | - | 500 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| Clock rise/fall time | $\mathrm{t}_{\mathrm{ct}}$ | CL1, CL2 | - | - | 200 | ns |  |
| Data hold time | $t_{\text {DH }}$ | DL1, DL2, DR1, DR2, FLM | 300 | - | - | ns |  |



Figure 5 Timing Waveform

